



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Chen et al.

Serial No.: 09/748,256

Group Art Unit: 2811

Filed: December 27, 2000

Examiner: Ori Nadav

For: METHOD FOR FABRICATING COMPLEMENTARY METAL OXIDE
SEMICONDUCTOR (CMOS) DEVICES ON A MIXED BULK AND SILICON-ON-
INSULATOR (SOI) SUBSTRATE

Honorable Assistant Commissioner of Patents
Washington, D.C. 20231

RECEIVED
JUL -3 2001
TECHNOLOGY CENTER 2800

6/B
FJONES
7-9-01

AMENDMENT UNDER 37 C.F.R. §1.111

Sir:

In response to the Office Action dated March 29, 2001, please amend the above-identified application as follows:

IN THE SPECIFICATION:

Please replace the title as follows: - - SEMICONDUCTOR DEVICE ON A
COMBINATION BULK SILICON AND SILICON-ON-INSULATOR (SOI) SUBSTRATE

IN THE CLAIMS:

07/06/2001 FJONES1 00000005 501735 09748256

01 FC:102

~~Please cancel claims 24-28 without prejudice or disclaimer.~~

Please add the following new claims:

- - 29. A semiconductor device comprising:
a bulk silicon region; and
a silicon-on-insulator (SOI) region comprising:
a crystallized silicon layer formed by annealing amorphous silicon and having
isolation trenches formed therein so as to remove defective regions, and
isolation oxides formed in said isolation trenches.

30. The semiconductor device according to claim 29, wherein islands of crystallized

Sub D2

B1
Sub
C1